Many high voltage applications are realized with series connected thyristors. Voltage imbalance among series connected thyristors during steady state as well as in transients is one of the major concerns. This voltage imbalance is mitigated by using static and dynamic balancing network. Dynamic balancing networks are typically designed based on reverse recovery charge of the thyristor during turn-off, which suits many applications. But this is not the case for a crowbar application, where turn-off of the thyristor is not a major circuit constraint. This paper proposes the design method for dynamic balancing network considering gate turn-on delay time and the balancing network component tolerances. The paper derives two models for the dynamic balancing network based on its charge-discharge cycle. The importance of charge-discharge cycle in the design of dynamic balancing network during high di/dt operation is emphasized. Influence of dynamic balancing resistance and crowbar current limiting inductance on voltage imbalance, charging current and discharging current is studied using the analytical model. The proposed design method also offers flexibility to incorporate differences in propagation delays among the thyristor drivers that are used to trigger individual thyristors. Such delays cannot be directly incorporated in the conventional balancing network design method based on reverse recovery. Further, it is also analytically shown that designing the dynamic balancing network based on reverse recovery charge makes the balancing network lossy and bulky for crowbar application. Simulation studies and experimental results on a 12kV , 1kA crowbar consisting of six series connected thyristors confirms the theoretical analysis and validates the proposed approach for crowbar applications.
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Introduction
An increasing number of power electronic systems are being used in high voltage applications, such as high power drives, high voltage un-interruptable power supply, pulse power systems, static VAR compensator and crowbar switches [1] . Among the various semiconductor devices available for design, thyristor is widely used in various power electronic systems when the operating voltages are in the range of kilovolts. Availability of thyristors at higher voltage and current rating makes thyristor a good choice for such applications. In many high voltage applications, meeting the required voltage rating with single thyristor is not feasible. Hence, there is a need for series connection of the thyristor switches [2] .
A crowbar is a fault energy-diverting element built with thyristors, connected at the output of high voltage dc source as shown in Fig. 1(a) . The dc source feeds power to sensitive loads, like microwave or plasma tubes. The triggering of crowbar is initiated by turning on the thyristors when a fault signal is received from fault sensing circuits in the load. This can be for conditions of over voltage, or short circuit, or any other situations which activate the protection circuits. When the crowbar receives the trigger signal from a protection circuit, all the series connected thyristors are turned-on and fault energy, from the storage devices such as capacitors and the follow-on current from the input power supply, is diverted through crowbar within a few microseconds. Concurrent to this, the trigger signal is also transmitted to open the input circuit breaker (CB). The crowbar is kept ON until the input CB opens, which can take as long as 100ms. This along with the triggering of the crowbar reduces the dc voltage close to zero [3] .
While connecting thyristors in series, sharing of voltage by each thyristor during steady state as well as in dynamic condition is one of the major concerns to be addressed [4] . The main cause of voltage imbalance in series connected thyristors during steady state is due to their difference in reverse blocking leakage current. If the V-I characteristics of thyristors connected in series are different, for the same leakage current, the voltage sharing among thyristors will be unequal as illustrated in Fig. 2(a) . Passive resistors R s called static balancing networks are connected across each thyristor as shown in Fig. 1(b) as a solution for static voltage imbalance. The value of R s is selected based on the reverse leakage current of thyristor [5] .
When series connected thyristors are turned-off transient voltage imbalances can occur among them due to mismatch in their reverse recovery charge [6] . When the thyristor is turned-off, the charge carriers stored in the device need to be removed completely before it recovers its voltage blocking capability [7, 8] . The difference in the amount of charge stored in the junction makes the turn off time to vary from one thyristor to another as illustrated in Fig. 2(b) . Passive resistorcapacitor network (R d , C d ), shown in Fig. 1(b) , called dynamic balancing network, is used as a solution for transient voltage imbalance. These are designed based on the mismatch in reverse recovery charge of the thyristors [9] . Conventionally the static and dynamic balancing networks are designed by considering two modes of operation of thyristors [10, 11] ; in mode 1, thyristors are in blocking stage and in mode 2, thyristors are being turned-off. These modes of operation of the thyristors reflect actual operating conditions in most applications. Hence in many literature the balancing network are designed considering turn-off condition also [12, 13, 14] . But this is not true in case of crowbar operation, where in mode 1, thyristors are in forward blocking stage and in mode 2, thyristors are being turned-on. This is shown to require new constraints for selection of the static and dynamic bal- ancing network components. In [15] , switching-on over voltage across series connected thyristor is discussed, but the over voltage addressed is due to the firing capacitor connected across gate and cathode. For a three-phase bridge circuit, the turn-on over voltage during commutation of the complementary switch is discussed in [16] , but the over voltage is solved numerically only. When series connected thyristors are turned-on, voltage imbalance can occur due to difference in gate turn-on delay time. In [17] , the design of a dynamic balancing network based on gate turn-on delay time is addressed. The analysis detailed in [17] did not consider the influence of dynamic balancing resistance and the crowbar current limiting inductance. In this paper the analysis is extended by considering the influence of dynamic balancing resistance. The paper derives two models for the dynamic balancing network based on its charge-discharge cycle. The importance of charge-discharge cycle in the design of dynamic balancing network during high di/dt operation of crowbar is also emphasized in the paper. Influence of dynamic balancing resistance and crowbar current limiting inductance on voltage imbalance, charging current and discharging current is also explored. The analysis shows that for high di/dt applications the charging current of dynamic balancing network can be higher than the discharging current. Hence by considering only the discharging current as done in the conventional method, the design leads to large deviations in the results. The paper compares this design with that using traditional dynamic balancing component design based on reverse recovery charge. It is also found that the proposed design provides flexibility to include the difference in propagation delays among the gate driver circuits used in triggering individual thyristors. This allows for a design without complex pulse synchronizing circuit used in crowbar applications. Tolerances of components are also considered in the proposed balancing network design. The analytical design results are validated using time domain simulations. Experimental results using a laboratory crowbar prototype confirms the theoretical analysis.
Thyristor Characteristics
Turn-on time of thyristor can be divided into three parts (a) delay time (b) rise time and (c) conduction spreading time [18] . After initiating the gate-to-cathode current I G , an appreciable time t d is required to establish the charge in thyristor to support a current greater than its holding current. During rise time, i A rises rapidly in a small area near the vicinity of the gate and a similar decrease in voltage occurs between anode and cathode v AK . The area of conduction spreads during spreading time until the whole cathode starts conducting. In many applications, evaluating the delays of i A rise and v AK fall with respect to gate voltage signal is better suited than with respect to gate current signal. Also, while using devices such as Light Triggered Thyristor (LTT) the gate currents are not accessible. In the datasheet t d is defined as the time from start of the triggering pulse v G to v AK dropping below 90% of the applied forward off-state voltage [19] , as shown in a sample experimental waveform given in Fig. 2(c) . The time during which v AK drops from 90% to 20% is referred as turn on time, where as during spread time t s , v AK drops from 20% to forward on voltage. However for the analysis the variation of v AK is assumed to be linear as shown by dotted line in Fig. 2(c) . Such an approximation shows a worst case v AK , since the approximated v AK is delayed more than the actual curve. In the approximated v AK , turn on time t on is redefined as the time taken by v AK to drop from 100% of forward blocking voltage to 0V . Thyristors having smaller t d will turn-on earlier than the one having higher t d . This leads to voltage imbalance among series connected thyristors. Hence dynamic balancing network consisting of R d and C d , should be designed based on the gate turn-on delay time mismatch of the thyristors used. From the datasheet of thyristors [20] , it is found that forward leakage current as well as reverse leakage current are similar. Hence the method used to design the static balancing network R s remains similar to the conventional method. However in the proposed method the worst case balancing network component tolerances is also considered in the design procedure.
Proposed design of static and dynamic balancing network
Inductor L connected in series with the thyristor shown in Fig. 1(b) , ensures that the slope of the current does not cause any damage to the thyristor. The upper limit of the value of this inductor is based on the amount of fault energy that can be tolerated by the load of the crowbar shown in Fig. 1(a) . The lower limit of the value of the inductor is based on the di/dt rating of the thyristor.
Charging cycle of dynamic balancing network
Let N thyristors connected in series be fed from a dc source, V s , through a di/dt limiting inductor, L, as shown in Fig. 1(b) . For the dynamic balancing network analysis the following assumptions are made:
1. For worst case analysis the thyristor T 1 is chosen to have maximum gate turn-on delay time t dmax and remaining (N − 1) thyristors have minimum turn-on delay time t dmin . The difference between the maximum and minimum thyristor turn-on delay time is defined as,
2. During the turn-on process of thyristor, anode-to-cathode voltage varies linearly and the curve is identical for all thyristors except it is delayed by its own gate turn-on delay time.
3. Influence of the static balancing network R s on dynamic balancing network is assumed to be minimal due to its relative high impedance.
4. For the worst case analysis the capacitor connected across the first thyristor is chosen to have the lowest tolerance limit a c where a c is defined as
The voltage appearing across each thyristor during forward blocking state is V s /N . t on is the time taken by v AK to reach zero from its forward blocking voltage, V s /N . Then the expression for the variation of voltage across
Total voltage appearing across
Since the voltage transition across the first device T 1 is not yet initiated, the dynamic balancing network connected across T 1 will be in charging cycle. During this cycle the voltage appearing across L and T 1 , which includes the balancing network, is shown by a simplified equivalent circuit in Fig. 1(c) and is given by,
Based on the relative value of t on and t dT ol during this cycle, the v C d ,L (t) takes following values
2. If t dT ol > t on , the (N − 1) thyristors turn on transitions will be completed at t = (t dmin + t on ).
Hence the charging cycle of dynamic balancing network include two dynamic models based on relative value of t on and t dT ol , which are considered below.
3.1.1. Dynamic model for t dT ol ≤ t on : The simplified equivalent circuit is shown in Fig. 1(a) where v C d ,L (t) is given by (5) . If i ch (t) is the charging current of dynamic balancing network, the dynamic equation related to this circuit is given by,
The minimum value of tolerance is chosen for C d across thyristor T 1 in (7), as this gives the worst case over voltage for T 1 . In most crowbar balancing circuits, R d is much smaller than the characteristic impedance leads to complex solutions to (7) . At t = t dmin , choosing the initial conditions as i ch (t) = 0 and voltage across the inductor is zero, the above dynamic equation can be solved as,
Therefore, the voltage appearing across the first device is given by,
The second term in (9) represents the transient term initiated after triggering (N − 1) thyristors. Since the first thyristor T 1 get triggered at t = t dmax , the maximum value of i ch (t) and V AK,1 (t) are obtained by choosing t = t dmax in (8) and (9) respectively given by,
3.1.2. Dynamic model for t dT ol > t on : Let t 1 be defined as (t on + t dmin ). For t ≤ t 1 , v C d ,L (t) hold the first condition of (6) and the solutions are given in (8) and (9) . For t > t 1 , v C d ,L (t) is given by the second condition of (6) and the dynamic equation can be expressed as,
This can be solved by applying initial conditions (a) i ch (t) at t = t 1 from (8) denoted as I ch(t 1 ) and
is given by V AK,1 (t) at t = t 1 obtained from (9) . The solution of (12) is,
where, K 1 = I ch(t 1 ) and
The maximum value of i ch (t) and V AK,1 (t) during this mode of operation can be obtained by choosing t = t dmax in (13) and (14) respectively.
Discharging cycle of dynamic balancing network
When thyristor T 1 is turned on at t = t dmax , C d discharges into the thyristor shown by a simplified equivalent circuit given in Fig. 1(d) . The slope of v AK of first thyristor is assumed to be same as that of (N − 1) thyristors. Then the dynamic equation related to Fig. 1(d) is given by,
Depending of the type of model used in (5) and (6) the initial conditions are chosen. The initial condition for i dis (t), denoted by I dis(t dmax ) , is obtained either from (8) for t dT ol ≤ t on or from (13) for t dT ol > t on by choosing t = t dmax . Using this initial condition the solution to the dynamic equation (15) is given by,
As time t increases i dis (t) magnitude increases. Hence the maximum value of i dis (t) can be obtained when thyristor T 1 is completely turned on. Starting from forward surge voltage, due to turn on of (N − 1) thyristor, the time taken by the first thyristor to reach its forward conduction voltage is,
where V AK,1 max is obtained either from (9) for t dT ol ≤ t on or from (14) for t dT ol > t on by choosing t = t dmax . The maximum value of i dis (t) can be obtained by choosing t = t on,1 in (16) and is given by,
Static balancing resistance (R s )
Design of static balancing network is well established in literature [5] [10]. However, even in this case it is important to consider the tolerance of the resistor R s used in the balancing network. The static balancing resistance across each thyristor is given by,
where, V d1 is the maximum allowable steady state forward blocking voltage across thyristor, I Dmax and I Dmin are the maximum and minimum value of forward leakage current and a R is tolerance limit of selected resistor such that R s ∈ {R s,nominal (1 ± a R )}.
Analysis of charge-discharge cycle of dynamic balancing network
Since many practical thyristor characteristics have t dT ol ≤ t on , this section analyses this case in detail. For the analysis consider a crowbar of 12kV rating built with 6 thyristor devices in series and a di/dt limiting inductor of 250µH. The percentage over voltage appearing across the thyristor T 1 is defined as,
For various values of C d , the V d ov , I ch max and I dis max are computed from (20) , (10) and (18) respectively where V d1 max is evaluated using (11) . The computation is carried out by choosing t on = 5µs and keeping t dT ol of thyristor and R d as parameters. The curve V d ov versus C d is plotted in Fig. 3(a) for three different t dT ol such as 3µs, 2µs and 1µs and R d of 0Ω, 15Ω and 30Ω. Fig. 3(a) shows that in all cases, beyond certain value of C d there is no significant reduction in V d ov . Also from Figs. 3(b) and (c) higher value of C d leads to higher charge I ch max and discharge I dis max current. But the influence of C d on discharge current is found to be significant compared to its influence on charging current. Hence by choosing the minimum required value of C d that is sufficient to meet the required V d ov , the discharge current can be limited to the minimum value. Fig. 3 (a) also shows an increase in V d ov with resistance R d whereas charge and discharge currents reduces with R d for a given C d . Hence by selecting a minimum value of R d the V d ov can be further reduced provided the charge and discharge currents are within the rating of C d as well as thyristor. For a given C d the V d ov also depends on t dT ol shown in Fig. 3(a) . For higher t dT ol the V d ov is higher. Similar characteristics are observed for charging and discharging current, which are shown in Figs. 3(b) and (c) respectively. However the influence of t dT ol on discharge current are found t dTol =3μs for , , , t dTol =1μs for , , ,
t dTol =2μs for , , , to be minimal for smaller values of R d . Figs. 4(a) , (b) and (c) shows the influence of t on on V d ov , I ch max and I dis max for R d = 5Ω. These curves are plotted for three different t dT ol such as 3µs, 2µs and 1µs and t on of 5µs, 7.5µs and 10µs. The V d ov , I ch max and I dis max are highly influenced by t on and increases when t on reduces for a given C d . The rate of increase in V d ov , I ch max and I dis max for different t on is more when the ratio between t on and t dT ol is less. I ratio = I ch max /I dis max for different C d and R d = 5Ω is shown in Fig. 4(d) . The curves are plotted for three different t dT ol such as 3µs, 2µs and 1µs and t on of 5µs, 7.5µs and 10µs. From Fig. 4(d) it can be observed that I ratio is approximately independent of t on . Also for lower C d from Fig. 4(d) the charging current is higher than the discharging current. Hence for the design of dynamic balancing network C d , it is necessary to compute both charging or discharging current.
The influence of L on V d ov , I ch max and I dis max are shown in Figs. 5(a) and (b) respectively. For a given C d as L increases V d ov and I ch max reduces whereas I dis max is independent of L. Hence for high di/dt applications charging current can be higher than the discharging current. This shows the importance of dynamic balancing network when operating the crowbar at high di/dt and importance of considering both currents for its design.
Selection of dynamic balancing network (R d ,C d )
From the analysis for a given set of conditions V d ov shows minimum value for R d = 0. Hence to start, C d is computed for the maximum allowable transient voltage V d1 max from (11) keeping R d = 0. From the computed C d the I ch max and I dis max are calculated for R d = 0 from (10) and (18) respectively. If these currents are within the acceptable limit then dynamic balancing network will have only C d of the computed value. If either I ch max or I dis max is higher than the specified value then from Figs. 3(b) and (c) the choice is to either increase R d or reduce C d by compromising on the required V d ov . If significant increase of R d is required to bring I ch max and I dis max within limit, then reducing C d will be preferable approach. The other parameters V s , N and L required for the computation are known from the crowbar circuit and t dmax , t dmin and t on can be obtained from the selected thyristor datasheet.
Simulation results
From the system specification, the dc voltage rating of crowbar is 12kV. By connecting 6 thyristors having part number 5STP 03X6500 (ABB) in series the above voltage rating can be achieved. In nominal operating condition, each thyristor will see a voltage of 2kV . Other important crowbar design parameters for this thyristor obtained from datasheet are given in Table 1 .
Estimation of dynamic balancing capacitor (C d )
Choose the maximum allowable over voltage across the thyristor as 50% (1kV ) for a maximum value of t on equal to 5µs and t dT ol of 3µs. Then from Fig. 3(a) for R d = 0, the minimum value of C d required to limit V d ov with 50% is 40nF . Also from Fig. 3(a) with C d of 40nF , V d ov will be less than 50% if t on is higher than 5µs and t dT ol less than 3µs. Since the C d experience 3kV the voltage rating of C d is chosen as 4kV .
Estimation of dynamic balancing resistor (R d )
The I ch max and I dis max for t on = 5µs, t dT ol = 3µs and R d = 0 is recorded from Figs. 3(b) and (c) respectively. From Fig. 3(b) the I ch max for C d = 40nF is 33A whereas from Fig. 3(c) the discharging current 15A. Since these current are small compared to the current rating of thyristor, given in Table 1 , C d , can be directly connected without any current limiting resistor. However a small damping resistance of 3Ω is chosen for R d . This is sufficient considering a parasitic loop inductance of the (R d , C d ) balancing network and thyristor is of the order of 100nH.
Estimation of static balancing resistor (R s )
Based on the parameter given in Table 1 and limiting the maximum steady state voltage across any of the thyristor V d1 to 135% (2.7kV ), the R s can be estimated from (19) as 2.5M Ω.
Simulations are carried out with estimated values of static and dynamic balancing network elements. In simulation t on and t dT ol is chosen as 5µs and 3µs respectively. The voltage waveform across each thyristor during turn-on is shown in Fig. 6(a) . The charging and discharging current of C d are shown by positive and negative polarity respectively in Fig. 6(b) . Simulation results shows that the maximum dynamic voltage reaches 3kV and matches the target design of V d ov of 50% in the analytical design. Also from simulation the I ch max and I dis max through C d is found to be 33A and 15A respectively that also matches with the analytical design performance from section 5.2. 
Comparison with dynamic balancing network based on reverse recovery charge
Design of C d based on reverse recovery charge is reported in [5] . Value of C d based on reverse recovery charge is,
Using data given in Table 1 and limiting the same maximum allowable over voltage across thyristor to 50%, the value of C d based on reverse recovery charge is computed as 2.25µF .
From (10) and (18) the I ch max and I dis max for the above C d with t dT ol = 3µs and t on = 5µs is 36A and 810A respectively. Comparison with the values obtained from proposed design of dynamic balancing network, the I ch max is comparable where as the I dis max is significantly large, closer to the rating of thyristor given in Table 1 . To reduce the discharging current R d of large (a) (1)
(2) value of resistance and wattage is required.
Comparing the values of C d based on turn-on delay time and based on reverse recovery charge, it is found that C d with reverse recovery charge is 56 times larger than that of C d obtained with turn-on delay time. By Fig. 3 (a) such a large value of C d will not give any additional reduction of V d ov , instead it significantly increases the discharging current. This large value of discharging current as well as large value of capacitance makes the dynamic balancing network lossy, bulky as well as costly.
Experimental Results
Static and dynamic balancing network are fabricated for a crowbar of 12kV , 1kA rating. The dynamic balancing components C d and R d chosen for the experiment are 47nF and 3Ω respectively. The value of static balancing resistance R s used is 2.2M Ω. Both static and dynamic balancing network required for one thyristor are assembled on a single four layer PCB, where interconnecting tracks are only routed through inner layers. The top and bottom layer provides isolation to the inner tracks from external media. The assembled static and dynamic balancing network is shown in Fig. 7(a) . These balancing network PCBs are mounted on crowbar unit as shown in Fig. 7(b) . The performance of balancing circuit is evaluated in lower voltage by choosing 6 numbers of thyristors T 1 to T 6 having similar t dT ol . A known delay is introduced to the gate signal of first thyristor T 1 and the voltages across all six thyristors are recorded with and without the voltage balancing network. The experiment is carried out with a dc voltage of 480V and t dT ol of 800ns and 2400ns.
The t dT ol of 800ns emulate the difference in propagation delay among gate signals of thyristors and 2400ns is typically the maximum difference in turn-on delay time among thyristors. The t on observed for the thyristors used for the experiment is 3µs. The other parameters are as given in Table 1 . The voltage waveforms across the thyristors during turn-on without balancing network for t dT ol = 800ns are shown in Figs. 8(a) and (b) where Fig. 8(a) are for T 1 and T 2 and Fig. 8(b) are for T 3 to T 6 . An appreciable over voltage of 3.75 times its steady state voltage is observed across the delayed thyristor T 1 even for small value of t dT ol . The effectiveness of balancing network is shown in Figs. 8(c) and (d) where Fig. 8 (c) are for T 1 and T 2 and Fig. 8(d) are for T 3 , T 4 , T 5 and T 6 . The over voltage across T 1 with balancing network is found to be insignificant as shown in Fig. 8(c) . The over voltage computed analytically with (11) is 82V which is 2% above its steady state value that is close to the experimental result shown in Fig. 8(c) . The charging and discharging current of dynamic balancing network is shown in Fig. 7 (c) measured to be 0.2A and −1.2A respectively where are the respective computed values from (10) and (18) are 0.18A and −1.14A closely matching with the experimental results. The experiment is repeated with t dT ol = 2400ns that is close to the maximum value mentioned in the thyristor datasheet [20] . The voltage waveforms across T 1 and T 2 during turn-on without balancing network are shown in Fig. 6(c) where as that of T 3 to T 6 are not shown since they are triggered simultaneously. The over voltage across T 1 is found to be 676V that is 8.45 times that of the steady state value of 80V . The voltage waveforms across T 1 and T 2 with balancing network is shown in Fig. 6(d) where the over voltage across T 1 is measured to be 112V that is 1.4 times of its steady state value. The computed over voltage from (11) is found to be 112.6V which is close to the experimental result and percentage of over voltage is close to the simulation results shown in Fig. 6(a) . The crowbar is operated by discharging the nominal forward blocking voltage of 10kV to allow nominal current of 1kA. The applied forward voltage and crowbar current are shown in Fig. 7(d) . The performance of balancing network and crowbar are found to be satisfactory and the proposed design procedure for the balancing network is validated with analytical, simulation and experimental results. 
Conclusion
Voltage balancing networks are often designed by considering two modes of operation of thyristors which are reverse blocking mode and turn-off mode. Since in a crowbar application, the modes of operation of thyristor are different, the conventional method used for the design of balancing network if adopted, leads to very bulky balancing components with higher power loss. This paper proposes a design method for dynamic balancing network based on gate turn-on delay time. The paper derives two models for the dynamic balancing network and shows its importance in the design of dynamic balancing network when crowbar operate at high di/dt. The proposed approach for designing that balancing network results in a small value of capacitance as well as a small value of discharging current which makes the dynamic balancing network more efficient and compact. The influence of dynamic balancing resistance and crowbar current limiting inductance on voltage imbalance, charging current and discharging current is explained. This method also allows one to operate a series connected string of thyristors without any complex pulse synchronizing circuit that is normally found in crowbar applications. The analysis done for the balancing network includes component tolerance to capture the worst case circuit operating conditions. For the experimental validation two practically encountered delays, the difference in propagation delay among gate signals of thyristors and difference in turn-on delay among thyristors, are considered. Experimental results on a 12kV , 1kA crowbar shows excellent results and confirms the theoretical analysis and the proposed design procedure.
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